Regviz

Microchip Technology /ATSAMV71Q19 /SCB /HFSR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as HFSR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Microchip Technology/ATSAMV71J21/SCB/HFSR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (VALUE_0)VECTTBL 0 (VALUE_0)FORCED 0 (DEBUGEVT)DEBUGEVT

FORCED=VALUE_0, VECTTBL=VALUE_0

Description

HardFault Status register

Fields

VECTTBL

Indicates when a fault has occurred because of a vector table read error on exception processing

0 (VALUE_0): no BusFault on vector table read

1 (VALUE_1): BusFault on vector table read
FORCED

Indicates that a fault with configurable priority has been escalated to a HardFault exception

0 (VALUE_0): no forced HardFault

1 (VALUE_1): forced HardFault
DEBUGEVT

Indicates when a Debug event has occurred

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data